

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/025,165	12/19/2001	Jose L. Cervantes	10002896-1	6155
7590 05/18/2005			EXAMINER	
HEWLETT-PACKARD COMPANY			SURYAWANSHI, SURESH	
Intellectual Property Administration P.O. Box 272400		ART UNIT	PAPER NUMBER	
Fort Collins, Co	O 80527-2400		2115	
			DATE MAILED: 05/18/2009	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/025,165	CERVANTES, JOSE L.
Office Action Summary	Examiner	Art Unit
-	Suresh K. Suryawanshi	2115
The MAILING DATE of this communication ap		
eriod for Reply		
A SHORTENED STATUTORY PERIOD FOR REPITHE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply find the providing specified above, the maximum statutory period.  - Failure to reply within the set or extended period for reply will, by statuding any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be ply within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS for the, cause the application to become ABANDO	e timely filed  days will be considered timely.  rom the mailing date of this communication.  DNED (35 U.S.C. § 133).
Status		
1)⊠ Responsive to communication(s) filed on 4/2	7/05 amendments.	
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ Th	is action is non-final.	
3) Since this application is in condition for allow		
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D. 11,	, 453 O.G. 213.
isposition of Claims		
4) Claim(s) 1-24 is/are pending in the applicatio	n.	
4a) Of the above claim(s) is/are withdra		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-24</u> is/are rejected.		,
7) Claim(s) is/are objected to.	/o	
8) Claim(s) are subject to restriction and/	or election requirement.	
Application Papers		
9)☐ The specification is objected to by the Examir	ner.	
10) The drawing(s) filed on is/are: a) ac		
Applicant may not request that any objection to the		• •
Replacement drawing sheet(s) including the corre	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •
11) The oath or declaration is objected to by the E	_varimer, ivote the attached Off	ice Action of 10mm FTO-152.
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 119	9(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority documer		nation No
<ul><li>2. Certified copies of the priority documer</li><li>3. Copies of the certified copies of the pri</li></ul>	•	
application from the International Bure		ived in this National Stage
* See the attached detailed Office action for a lis	· · · · · · · · · · · · · · · · · · ·	eived.
	·	
Attachment(s) ) Notice of References Cited (PTO-892)	4) \[ \begin{align*}	on (PTO 442)
1) \( \sum \) Notice of References Cited (P10-892). 2) \( \sum \) Notice of Draftsperson's Patent Drawing Review (PT0-948)	4) Unterview Summ Paper No(s)/Mai	l Date
Paper No(s)/Mail Date	8) 5) Notice of Inform 6) Other:	al Patent Application (PTO-152)
6. Patent and Trademark Office		

Application/Control Number: 10/025,165

Art Unit: 2115

## **DETAILED ACTION**

Page 2

1. Claims 1-24 are presented for examination.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bui (US Patent No 6,763,478 B1<sup>1</sup>) in view of Kelly (US Patent No 6,336,166 B1).
- 1. As per claim 1, Bui discloses a portable computer having a first power mode and a second power mode, comprising:

A first memory bus [Fig. 1 and 2; col. 5, lines 3-13; memory bus 95];

A control system coupled to the first memory bus, wherein the control system is configured to operate the first memory bus at a first speed in the first power mode, and a second speed different than the first speed in the second power mode [col. 5, lines 3-16, 30-32, 43-51].

Page 3

Bui does not expressly disclose about a second memory bus. However, Kelly clearly discloses about a computer system having a ROM bus and a RAM bus wherein buses are separate and independent of each other [Fig. 2; ROM and DRAM; col. 3, lines 22-30]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have more than one memory buses in a computer system and thereto controlling the speed of more than one memory buses accordingly. Moreover, clearly a system will save additional power by reducing the speed of more than one memory buses and a routineer will do so to extend the battery life of a portable computer when the portable computer is not operated via an external power source.

2. As per claims 11 and 17, Bui discloses a computer having a first battery power mode and a second external power mode, the computer comprising:

a random access memory [Fig. 1 and 2; SDRAM memory; col. 6, lines 58; RAM memory];

a first memory bus in communication with the random access memory [Fig. 1 and 2; memory bus 95];

<sup>&</sup>lt;sup>1</sup> Prior art cited by examiner in the prior office action (mailed 02/23/2005).

Art Unit: 2115

a control system coupled to the first memory bus for reading and writing the random access memory, the control system including a clock generator, wherein the control system is configured to operate the first memory bus at a first clock speed in the first battery power mode, and a second clock speed greater than the first clock speed in the second power mode [col. 5, lines 3-16, 30-32, 43-51].

Bui does not expressly disclose about a second memory bus. However, Kelly clearly discloses about a computer system having a ROM bus and a RAM bus wherein buses are separate and independent of each other [Fig. 2; ROM and DRAM; col. 3, lines 22-30]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have more than one memory buses in a computer system and thereto controlling the speed of more than one memory buses accordingly. Moreover, clearly a system will save additional power by reducing the speed of more than one memory buses and a routineer will do so to extend the battery life of a portable computer when the portable computer is not operated via an external power source.

3. As per claim 21, Bui discloses a method of managing power in a mobile computing device comprising:

determining whether the mobile computing device is operating in a first power mode or a second power mode [col. 1, line 62 -- col. 2, line 3; col. 4, lines 26-29];

Art Unit: 2115

operating a first memory bus at a first bus speed when the mobile computing device is in the first power mode [col. 5, lines 3-16, 30-32, 43-51; operating the memory bus at 66 MHz in the first power mode]; and

operating the first memory bus at a second bus speed different from the first bus speed when the mobile computing device is in the second power mode [col. 5, lines 3-16, 30-32, 43-51; operating the memory bus at 100 MHz in the second power mode].

Bui does not expressly disclose about a second memory bus. However, Kelly clearly discloses about a computer system having a ROM bus and a RAM bus wherein buses are separate and independent of each other [Fig. 2; ROM and DRAM; col. 3, lines 22-30]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have more than one memory buses in a computer system and thereto controlling the speed of more than one memory buses accordingly. Moreover, clearly a system will save additional power by reducing the speed of more than one memory buses and a routineer will do so to extend the battery life of a portable computer when the portable computer is not operated via an external power source.

4.

As per claims 2 and 24, Bui teaches that in the first power mode, the portable compute is

Page 6

operated via a battery power source, and in the second power mode the computer is operated via

an external power source [col. 5, lines 3-16, 30-32, 43-51].

5. As per claims 3, 4 and 12, Bui teaches that a power mode detector which detects whether

the portable computer is in the first power mode or the second power mode [col. 1, line 62 -- col.

2, line 3; col. 4, lines 26-29].

6. As per claims 5 and 13, Bui teaches that the second bus speed is double the first bus

speed [col. 5, lines 3-13].

7. As per claim 6, Bui teaches that a clock generator [Fig. 2; col. 5, lines 3-5; clock

generator].

8. As per claims 7 and 14, Bui teaches that a bus speed input for switching the portable

computer between the first bus speed and the second bus speed [col. 5, lines 3-16, 30-32, 43-51].

9. As per claims 8 and 15, Bui teaches that the control system includes processor and a

chipset [Fig. 1 and 2].

10. As per claims 9 and 16, Bui teaches that the memory bus is in communication with the

chipset [Fig. 1 and 2].

Application/Control Number: 10/025,165

Art Unit: 2115

11. As per claim 10, Bui teaches that an override switch coupled to the control system for

Page 7

switching the memory bus to the first speed or the second speed [col. 2, lines 4-11; user can

override the default setting].

12. As per claims 18 and 19, Bui teaches that the mobile computing device is a laptop

computer [col. 1, lines 10-13].

13. As per claim 22, Bui teaches that controlling a clock generator to determine the memory

bus speed [Fig. 2; col. 5, lines 3-5; clock generator].

14. As per claim 23, Bui teaches that determining the memory bus speed independent of an

internal processor bus speed [Fig. 2; col. 5, lines 3-51].

Response to Arguments

15. Applicant's arguments with respect to claims 1-24 have been considered but are moot in

view of the new ground(s) of rejection.

Application/Control Number: 10/025,165

Art Unit: 2115

## Conclusion

Page 8

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Suresh K. Suryawanshi whose telephone number is 571-272-3668. The examiner can normally be reached on 9:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sks

May 13, 2005

THOMAS LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100